In this paper, a high frequency, interleaved, dual-buck, bidirectional, grid-connected converter topology is proposed. Free from the straight-through and dead-time distortion issues, both higher switching frequency and power density can be achieved. Due to the interleaved technique, the current ripple and stress for inductors and other power devices can be effectively reduced. Moreover, a novel filter parameter design method is proposed. The method is optimized with smaller inductance, higher filtering performance, and better steady-state performance. For one thing, the performance requirements under the two states of inverter and rectifier are comprehensively considered. For another, the relationship between the performance indexes and the filter parameters is analyzed. However, the results show that the relationship between the performance indexes is contradictory. A set of optimization parameters were obtained by setting the priority of the filter performance index. The specific design process of the filter parameters is given in detail. In order to verify the rationality of the parameter design, a 5 kW prototype was built and tested. The total harmonic distortions (THDs) of the grid currents in the among grid-connected inverter, off-connected inverter, and rectifier states under full load were 2.7%, 1.2%, and 4.5%, respectively, and the power density reached 36 W/in 3 .
Introduction
Energy storage units are widely used in distributed new energy, grid-connected power generation systems. On one hand, they reduce the power fluctuation of power grid systems. On the other hand, they improve the friendliness of the energy interaction between the users and grid. However, the efficiency and power density of the energy storage unit needs to be further improved [1] [2] [3] . Therefore, as the interface circuit of distributed energy storage units, the grid-connected converter needs to highlight two aspects of performance: (1) High efficiency to achieve the bidirectional flow of energy. (2) Smaller volume and lower weight. According to the research of relevant scholars, the methods of improving power density are as follows: (1) To increase the working frequency and reduce the size of the filter.
(2) To design the filter parameters reasonably and to reduce the nominal value of the filter elements to achieve a higher power density [4] [5] [6] [7] [8] [9] [10] .
Increasing the operating frequency of the converter can greatly reduce the size of the inductors and capacitors. Thereby, the power density of the converter is improved. However, the traditional bridge-based converter needs to inject dead-time, which limits the increase of the operating frequency. Further, the dead-time will lead to more waveform distortion. Therefore, compared with the traditional bridge circuit, the new type of grid-connected converter without straight-through (i.e., without injecting dead zone) has certain research value. References [11, 12] present a dual-buck, bridge-less inverter topology, which overcomes the problem of straight-through without injecting dead-time. It is beneficial to realize high operating frequency of the converter. Reference [13] proposes a dual-input, dual-buck, bridge-free topology without dead-zone distortion. It greatly reduces the injection of low-order harmonics and has a high power factor. Reference [14] proposes a dual-output, dual-buck converter, which improves the load capacity while retaining the advantages of the buck converter. Reference [15] introduces an interleaved technology on the basis of a dual-buck converter to further reduce the inductance current ripple. It reduces the size of the filter and improves the power density of the converter. In the above literatures, dual-buck, bridge-free topology is used to effectively eliminate the problem of straight-through, reduce the injection of low-order harmonics, and significantly improve the quality of circuit waveforms. In addition, most of the converters use SiC devices, which effectively improves the switching frequency. However, the above literatures only discuss unidirectional power flow and do not involve bidirectional power flow. Therefore, the research on bidirectional, grid-connected converters still needs to be carried out.
Moreover, a series of research work about the design method of filter parameters has been carried out. In references [16, 17] , the inductance and capacitance of the filter were obtained by preset ripple, reactive power limitation, and resonant frequency. The design method was simple, feasible, and easy to calculate. However, the constraints among the filter parameters were not considered, which has a certain impact on the performance of the filter. Reference [18] comprehensively considered the relationship between the attenuation of resonant peaks and circuit losses and achieved the design of filter parameters. This design method improves the stability of the converter, however the introduction of filter resistance will have a certain impact on the efficiency. Reference [19] designed the filter parameters according to the relationship between filter parameters and total harmonic distortion (THD) and achieved a better filtering effect. In reference [20] , the parameters of the filter were designed by using the restriction of the resonant frequency of the filter. The design method takes into account the harmonic suppression ability and the stability of the system and has high practicability. However, references [19, 20] did not fully consider the relationship between filter parameters and performance indexes. Reference [21] synthetically considered the performance indexes of the filter and drew the relationship curves between the filter parameters and the performance indexes. The design method is more intuitive, however the process is more complicated. In the above literatures, the design of the filter is based on the characteristics of the circuit and the design objectives are clear and the design method is feasible. However, most of the above literatures take single performance as the optimization target and do not consider the constraints between various performances. Thus, it is difficult to take into account multiple performance requirements at the same time. What is more, the power density of the converter is not taken as the optimization target. In addition, the above parameter design methods are discussed on the basis of unidirectional power flow, which has not been extended to the case of bidirectional power flow and has certain limitations. Therefore, it is of great importance to study the design method of bidirectional converter filter parameters.
In this paper, based on SiC power devices, a high frequency, interleaved, dual-buck, bidirectional, grid-connected converter is proposed. The topology has two states: inverter state and rectifier state. Firstly, model analysis of the two states will be carried out in Section 2. Then, a parameter design method considering the performance requirements of both the inverter and rectifier states will be proposed in Section 3. In this method, the coupling relationship between the filter parameters and performance indexes is considered comprehensively. Taking power density, filtering performance, and stability as optimization targets, a set of reasonable parameters are obtained by setting a target priority. Finally, an experimental prototype with a rated power of 5 kW is built to verify the theoretical analysis in Section 4. 
Topology Description and Operation Principles

Topology Description
The topology of the proposed interleaved, dual-buck, bidirectional, grid-connected converter is illustrated in Figure 1 , which includes the inverter state and the rectifier state. In the inverter state, the circuit consists of four identical Buck circuits: S 1 , S 3 , D 1 , and L i1 form Buck1; S 1 , S 4 , D 2 , and L i2 form Buck2; S 2 , S 5 , D 3 , and L i3 form Buck3; and S 2 , S 6 , D 4 , and L i4 form Buck4. The driving signal of switch S 3 of Buck1 leads that of switch S 4 of Buck2 by 180 degrees, which constitutes inverter interleaving unit 1. The driving signal of switch S 5 of Buck3 leads that of switch S 6 of Buck4 by 180 degrees, which constitutes inverter interleaving unit 2. In a grid line period, two groups of inverter interleaving units work alternately in each half cycle to realize the inverter function.
In the rectifier state, the circuit consists of four identical Boost circuits: S 5 , L i3 , D 3 , S 3 , S 4 , L i1 , L i2 , and L g form Boost1; S 6 , L i4 , D 4 , S 3 , S 4 , L i1 , L i2 , and L g form Boost2; S 3 , L i1 D 1 , S 5 , S 6 , L i3 , L i4 , and L g form Boost3; and S 4 , L i2 , D 2 , S 5 , S 6 , L i3 , L i4 , and L g form Boost4. The driving signal of switch S 5 of Boost1 leads that of switch S 6 of Boost2 by 180 degrees, which constitutes rectifier interleaving unit 1. The driving signal of switch S 3 of Boost3 leads that of switch S 4 of Boost4 by 180 degrees, which constitutes rectifier interleaving unit 2. In a grid line period, two groups of rectifier interleaving units work alternately in each half cycle to realize the rectifier function. The topology of the proposed interleaved, dual-buck, bidirectional, grid-connected converter is illustrated in Figure 1 , which includes the inverter state and the rectifier state. In the inverter state, the circuit consists of four identical Buck circuits: S1, S3, D1, and Li1 form Buck1; S1, S4, D2, and Li2 form Buck2; S2, S5, D3, and Li3 form Buck3; and S2, S6, D4, and Li4 form Buck4. The driving signal of switch S3 of Buck1 leads that of switch S4 of Buck2 by 180 degrees, which constitutes inverter interleaving unit 1. The driving signal of switch S5 of Buck3 leads that of switch S6 of Buck4 by 180 degrees, which constitutes inverter interleaving unit 2. In a grid line period, two groups of inverter interleaving units work alternately in each half cycle to realize the inverter function.
In 
Operation Principles
In order to simplify the analysis, the following assumptions are proposed: 1) All devices in the topology are ideal. 2) Compared with the grid current, the current of output capacitor Cf is small enough to be ignored.
3) The circuit is in a steady state. Based on the above assumptions, each state can be divided into four intervals according to the operation of the interleaving unit. The equivalent circuits of the four intervals in the inverter state are shown in Figure 2 . The equivalent circuits of the four intervals in the rectifier state are shown in Figure 3 . 
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(1) All devices in the topology are ideal.
(2) Compared with the grid current, the current of output capacitor C f is small enough to be ignored.
(3) The circuit is in a steady state.
Based on the above assumptions, each state can be divided into four intervals according to the operation of the interleaving unit. The equivalent circuits of the four intervals in the inverter state are shown in Figure 2 . The equivalent circuits of the four intervals in the rectifier state are shown in Figure 3 . The topology of the proposed interleaved, dual-buck, bidirectional, grid-connected converter is illustrated in Figure 1 , which includes the inverter state and the rectifier state. In the inverter state, the circuit consists of four identical Buck circuits: S1, S3, D1, and Li1 form Buck1; S1, S4, D2, and Li2 form Buck2; S2, S5, D3, and Li3 form Buck3; and S2, S6, D4, and Li4 form Buck4. The driving signal of switch S3 of Buck1 leads that of switch S4 of Buck2 by 180 degrees, which constitutes inverter interleaving unit 1. The driving signal of switch S5 of Buck3 leads that of switch S6 of Buck4 by 180 degrees, which constitutes inverter interleaving unit 2. In a grid line period, two groups of inverter interleaving units work alternately in each half cycle to realize the inverter function.
3) The circuit is in a steady state. Based on the above assumptions, each state can be divided into four intervals according to the operation of the interleaving unit. The equivalent circuits of the four intervals in the inverter state are shown in Figure 2 . The equivalent circuits of the four intervals in the rectifier state are shown in Figure 3 . Inverter interval a: In the positive half period of the grid, the inverter interleaving unit 1 works. S1 is always on and S5, S6, D1, D2, D3, and D4 are disconnected. There is a 180 degree phase difference between the driving signal of S3 and that of S4. S3 and S4 are interleaved turned on, and energy is supplied from the DC side to the AC side through inductors Li1, Li2, and Lg.
Inverter interval b: In the positive half period of the grid, the inverter interleaving unit 1 works. S1 is always on and S5, S6, S3, S4, D3, and D4 are disconnected. D1 and D2 turn-on, and energy in inductors Li1, Li2, and Lg is supplied to the AC side by diodes.
Inverter interval c: In the negative half period of the grid, the inverter interleaving unit 2 works. S2 is always on and S3, S4, D1, D2, D3, and D4 are disconnected. There is a 180 degree phase difference between the driving signal of S5 and that of S6. S5 and S6 are interleaved turned on, and energy is supplied from the DC side to the AC side through inductors Li3, Li4, and Lg.
Inverter interval d: In the negative half period of the grid, the inverter interleaving unit 2 works. S2 is always on and S3, S4, S5, S6, D1, and D2 are disconnected. D3 and D4 turn-on, and energy in inductors Li3, Li4, and Lg is supplied to the AC side by diodes. Rectifier interval a: In the positive half period of the grid, the rectifier interleaving unit 1 works. S3 and S4 are always on. S1, S2, D1, D2, D3, and D4 are disconnected. There is a 180 degree phase difference between the driving signal of S5 and that of S6. S5 and S6 are interleaved turned on, and AC Inverter interval a: In the positive half period of the grid, the inverter interleaving unit 1 works. S 1 is always on and S 5 , S 6 , D 1 , D 2 , D 3 , and D 4 are disconnected. There is a 180 degree phase difference between the driving signal of S 3 and that of S 4 . S 3 and S 4 are interleaved turned on, and energy is supplied from the DC side to the AC side through inductors L i1 , L i2 , and L g .
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Inverter interval c: In the negative half period of the grid, the inverter interleaving unit 2 works. S 2 is always on and S 3 , S 4 , D 1 , D 2 , D 3 , and D 4 are disconnected. There is a 180 degree phase difference between the driving signal of S 5 and that of S 6 . S 5 and S 6 are interleaved turned on, and energy is supplied from the DC side to the AC side through inductors L i3 , L i4 , and L g .
Inverter interval d: In the negative half period of the grid, the inverter interleaving unit 2 works. S 2 is always on and S 3 , S 4 , S 5 , S 6 , D 1 , and D 2 are disconnected. D 3 and D 4 turn-on, and energy in inductors L i3 , L i4 , and L g is supplied to the AC side by diodes. Inverter interval a: In the positive half period of the grid, the inverter interleaving unit 1 works. S1 is always on and S5, S6, D1, D2, D3, and D4 are disconnected. There is a 180 degree phase difference between the driving signal of S3 and that of S4. S3 and S4 are interleaved turned on, and energy is supplied from the DC side to the AC side through inductors Li1, Li2, and Lg.
Inverter interval d: In the negative half period of the grid, the inverter interleaving unit 2 works. S2 is always on and S3, S4, S5, S6, D1, and D2 are disconnected. D3 and D4 turn-on, and energy in inductors Li3, Li4, and Lg is supplied to the AC side by diodes. Rectifier interval a: In the positive half period of the grid, the rectifier interleaving unit 1 works. S3 and S4 are always on. S1, S2, D1, D2, D3, and D4 are disconnected. There is a 180 degree phase difference between the driving signal of S5 and that of S6. S5 and S6 are interleaved turned on, and AC Rectifier interval a: In the positive half period of the grid, the rectifier interleaving unit 1 works. S 3 and S 4 are always on. S 1 , S 2 , D 1 , D 2 , D 3 , and D 4 are disconnected. There is a 180 degree phase difference between the driving signal of S 5 and that of S 6 . S 5 and S 6 are interleaved turned on, and AC Electronics 2019, 8, 973 5 of 19 energy flows through the switch to charge inductors L i1 , L i2 , L i3 , L i4 , and L g , and the energy in the inductors rises.
Rectifier interval b: In the positive half period of the grid, the rectifier interleaving unit 1 works. S 3 and S 4 are always on and S 1 , S 2 , S 5 , S 6 , D 1 , and D 2 are disconnected. D 3 and D 4 turn-on, energy in the inductors and AC energy are superimposed to the DC side, and the energy in the inductances decreases.
Rectifier interval c: In the negative half period of the grid, the rectifier interleaving unit 2 works. S 5 and S 6 are always on. S 1 , S 2 , D 1 , D 2 , D 3 , and D 4 are disconnected. There is a 180 degree phase difference between the driving signal of S 3 and that of S 4 . S 3 and S 4 are interleaved turned on, and AC energy flows through the switch to charge inductors L i1 , L i2 , L i3 , L i4 , and L g , and the energy in the inductors rises.
Rectifier interval d: In the negative half period of the grid, the rectifier interleaving unit 2 works. S 5 and S 6 are always on and S 1 , S 2 , S 3 , S 4 , D 3 , and D 4 are disconnected. D 1 and D 2 turn-on, energy in the inductors and AC energy are superimposed to the DC side, and the energy in the inductances decreases.
Ripple Analysis
According to the model analysis of the equivalent circuits, the sequence diagram of the inverter state is depicted in Figure 4 . In the inverter state, the operation cycle of S 1 and S 2 is the same as that of the power grid. The operation frequencies of S 3 , S 4 , S 5 , and S 6 are all 50 kHz. In the positive half-cycle of the grid, S 1 is always on and S 3 and S 4 are interleaved turned-on. In the negative half-cycle of the grid, S 2 is always on and S 5 and S 6 are interleaved turned-on.
By magnifying the driving waveform region marked by the arrow in Figure 4 , the detailed waveforms can be obtained as in Figure 5 . Moreover, the current waveforms of inductors L i1 and L i2 are drawn according to the driving waveforms. It is obvious that the sum of the inductance current ripples of the interleaving unit is lower than that of any branch of the interleaving unit. It is proved that interleaved parallel technology can reduce the requirement of inductance and reduce the circuit weight. Further, the sequence diagram analysis of the rectifier state is similar to that of the inverter state. Therefore, the description is not repeated here. energy flows through the switch to charge inductors Li1, Li2, Li3, Li4, and Lg, and the energy in the inductors rises. Rectifier interval b: In the positive half period of the grid, the rectifier interleaving unit 1 works. S3 and S4 are always on and S1, S2, S5, S6, D1, and D2 are disconnected. D3 and D4 turn-on, energy in the inductors and AC energy are superimposed to the DC side, and the energy in the inductances decreases.
Rectifier interval c: In the negative half period of the grid, the rectifier interleaving unit 2 works. S5 and S6 are always on. S1, S2, D1, D2, D3, and D4 are disconnected. There is a 180 degree phase difference between the driving signal of S3 and that of S4. S3 and S4 are interleaved turned on, and AC energy flows through the switch to charge inductors Li1, Li2, Li3, Li4, and Lg, and the energy in the inductors rises.
Rectifier interval d: In the negative half period of the grid, the rectifier interleaving unit 2 works. S5 and S6 are always on and S1, S2, S3, S4, D3, and D4 are disconnected. D1 and D2 turn-on, energy in the inductors and AC energy are superimposed to the DC side, and the energy in the inductances decreases.
According to the model analysis of the equivalent circuits, the sequence diagram of the inverter state is depicted in Figure 4 . In the inverter state, the operation cycle of S1 and S2 is the same as that of the power grid. The operation frequencies of S3, S4, S5, and S6 are all 50 kHz. In the positive halfcycle of the grid, S1 is always on and S3 and S4 are interleaved turned-on. In the negative half-cycle of the grid, S2 is always on and S5 and S6 are interleaved turned-on.
By magnifying the driving waveform region marked by the arrow in Figure 4 , the detailed waveforms can be obtained as in Figure 5 . Moreover, the current waveforms of inductors Li1 and Li2 are drawn according to the driving waveforms. It is obvious that the sum of the inductance current ripples of the interleaving unit is lower than that of any branch of the interleaving unit. It is proved that interleaved parallel technology can reduce the requirement of inductance and reduce the circuit weight. Further, the sequence diagram analysis of the rectifier state is similar to that of the inverter state. Therefore, the description is not repeated here. energy flows through the switch to charge inductors Li1, Li2, Li3, Li4, and Lg, and the energy in the inductors rises. Rectifier interval b: In the positive half period of the grid, the rectifier interleaving unit 1 works. S3 and S4 are always on and S1, S2, S5, S6, D1, and D2 are disconnected. D3 and D4 turn-on, energy in the inductors and AC energy are superimposed to the DC side, and the energy in the inductances decreases.
By magnifying the driving waveform region marked by the arrow in Figure 4 , the detailed waveforms can be obtained as in Figure 5 . Moreover, the current waveforms of inductors Li1 and Li2 are drawn according to the driving waveforms. It is obvious that the sum of the inductance current ripples of the interleaving unit is lower than that of any branch of the interleaving unit. It is proved that interleaved parallel technology can reduce the requirement of inductance and reduce the circuit weight. Further, the sequence diagram analysis of the rectifier state is similar to that of the inverter state. Therefore, the description is not repeated here. 
Parameter Design
The performance of the filter is directly affected by the filter parameters. Thereby, the parameters of the filter should be designed carefully to obtain the desirable performance. As for the proposed converter, the filter consists of L i1 , L i2 , L i3 , L i4 , L g , C f , and C o . Among them, L i1 , L i2 , L i3 , L i4 , C f , and L g constitute the LCL filter in the inverter state, and L i1 , L i2 , L i3 , L i4 , L g , and C o constitute the LC filter in the rectifier state. It is obvious that the structures of the filter are different in the two states. In addition, the coupling relationship among the filter parameters leads to the interaction of parameters. As a consequence, the conventional parameter design method for the unidirectional converter is no longer applicable to the proposed converter.
In this paper, a novel parameter design method is proposed, which takes into account the performance requirements of the two states. The main goal is to fulfill high power density, good filtering performance, and good steady-state performance. The method can be divided into three steps. To start with, a generalized range of filter parameters is obtained according to the working principle and process of the circuit. Secondly, the range of filter parameters is optimized by analyzing the coupling relationship among the parameters. In the end, a set of reasonable parameters is obtained by setting the priority of the filter performance index. The specific design process of this method will be given in detail as follows. In order to simplify the analysis process, it is assumed that the inductance values of L i1 , L i2 , L i3 , and L i4 are equal, which are denoted by L i . Further, the equivalent total inductance L a in the inverter state and the total inductance L b in the rectifier state is defined as shown in (1):
Parameter Selection
The proposed converter has two states of inverter and rectifier. According to the equivalent circuit and operation mode, the filter parameters of the two states are calculated separately. The preliminary range of filter inductance and capacitance is obtained.
Preliminary Range of Filter Inductance
According to the working principle of the converter, the voltage vector diagram of the converter in different states is drawn as shown in Figure 6 . In the figure, grid voltage vector is represented by u g , grid current vector is represented by i g , total filter inductance voltage vector is represented by u L , DC voltage vector is represented by u dc , and θ represents the angle between u dc and u g . According to the different impedance angles of the power grid, the angle of i g lagging behind u g will change, and at the same time θ will also change. 
Parameter Design
The performance of the filter is directly affected by the filter parameters. Thereby, the parameters of the filter should be designed carefully to obtain the desirable performance. As for the proposed converter, the filter consists of Li1, Li2, Li3, Li4, Lg, Cf, and Co. Among them, Li1, Li2, Li3, Li4, Cf, and Lg constitute the LCL filter in the inverter state, and Li1, Li2, Li3, Li4, Lg, and Co constitute the LC filter in the rectifier state. It is obvious that the structures of the filter are different in the two states. In addition, the coupling relationship among the filter parameters leads to the interaction of parameters. As a consequence, the conventional parameter design method for the unidirectional converter is no longer applicable to the proposed converter.
In this paper, a novel parameter design method is proposed, which takes into account the performance requirements of the two states. The main goal is to fulfill high power density, good filtering performance, and good steady-state performance. The method can be divided into three steps. To start with, a generalized range of filter parameters is obtained according to the working principle and process of the circuit. Secondly, the range of filter parameters is optimized by analyzing the coupling relationship among the parameters. In the end, a set of reasonable parameters is obtained by setting the priority of the filter performance index. The specific design process of this method will be given in detail as follows. In order to simplify the analysis process, it is assumed that the inductance values of Li1, Li2, Li3, and Li4 are equal, which are denoted by Li. Further, the equivalent total inductance La in the inverter state and the total inductance Lb in the rectifier state is defined as shown in (1):
Parameter Selection
Preliminary Range of Filter Inductance
According to the working principle of the converter, the voltage vector diagram of the converter in different states is drawn as shown in Figure 6 . In the figure, grid voltage vector is represented by ug, grid current vector is represented by ig, total filter inductance voltage vector is represented by uL, DC voltage vector is represented by udc, and θ represents the angle between udc and ug. According to the different impedance angles of the power grid, the angle of ig lagging behind ug will change, and at the same time θ will also change. According to the voltage vector diagram, the relationship among u dc , u g , and i g can be obtained from cosine theorem as shown in (2):
Formula (3) can be obtained by deriving θ from (2):
From (3), we can see that u L is proportional to θ. When the phase of i g and u g is the same, θ is the largest. Therefore, the maximum inductance voltage u L_max is obtained in (4) . Where L represents the total inductance in the filter circuit, i L is the filter inductance current and ω is the rated angular frequency of the grid.
The filter inductances of the inverter and rectifier states are calculated respectively. According to (4), the maximum total inductance L a_max of the converter in the inverter state can be expressed as (5), where V dc , V g represent DC voltage and grid voltage.
In the inverter state, in order to prevent the converter from producing high current ripple, the converter should work in continuous conduction mode (CCM). The critical inductance value L a_min1 , which satisfies the CCM in the inverter state, can be obtained by (6) . Where d represents duty cycle, i dc is direct current, f s is switching frequency, and V gm is the peak value of the grid voltage.
The derivation of d in (6) shows that the critical inductance value is the largest when d is 2/3 in the inverter state. The duty cycle d varies sinusoidally with time in the inverter state. Therefore, in order to ensure that the converter always works in CCM, the equivalent filter inductance should be larger than the maximum critical inductance L a_min1 .
According to the working principle of the Buck circuit, the ripple ∆I a of the inductance current in the inverter state is calculated as (7), where T s represents the switching period.
By deriving d from (7), we can see that during d < 0.5, the maximum inductance current ripple ∆I a_max1 can be obtained when d equals 0.25. During d > 0.5, the maximum inductance current ripple ∆I a_max2 can be obtained when d equals 0.75. The value of ∆I a_max1 is equal to I a_max2 , which is V dc T s /8L a and can be expressed by ∆I a_max . The minimum equivalent filter inductance L a_min2 in the inverter state can be obtained as follows: For the same reason, according to (4), the maximum total inductance L b_max of the converter in the rectifier state can be obtained:
Similarly, in order to prevent the converter from producing high current ripple in the rectifier state, the converter should work in CCM. The critical inductance value L b_min1 , which satisfies the CCM in the rectifier state, can be obtained by (10) .
The derivation of d in (10) shows that the critical inductance value is largest when d is 1/3 in the rectifier state. The duty cycle d varies with time in the rectifier state. Therefore, in order to ensure that the converter always works in CCM, the equivalent filter inductance should be larger than the maximum critical inductance L b_min1 .
According to the working principle of the Boost circuit, the ripple ∆I b of the inductance current in the rectifier state is calculated as (11) .
By deriving d from (11), we can see that during d < 0.5, the maximum inductance current ripple ∆I b_max1 can be obtained when d equals 0.25. During d > 0.5, the maximum inductance current ripple ∆I b_max2 can be obtained when d equals 0.75. The value of ∆I b_max1 is equal to I b_max2 , which is V dc T s /8L b and can be expressed by ∆I b_max . The minimum equivalent filter inductance L b_min2 in the rectifier state can be obtained as follows:
Preliminary Range of Filter Capacitance
When the converter operates in the inverter state, to ensure high power factor to transfer energy based on the converter hardware, according to the standard IEEE-519/IEEE-1547, the output reactive power must not exceed 5% of the active power. Thus, the maximum value C fmax of the filter capacitor can be obtained as shown in (13) . Where S n is the rated capacity of the converter, U n is the rated voltage of the grid.
When the converter operates in the rectifier state, to ensure that the output voltage meets the ripple requirement, according to the standard GB/T3797-1989, the fluctuation of the DC voltage could not exceed 15% of the rated voltage value. Thus, the minimum value of the filter capacitor is C o_min , as shown in (14) . Where P o represents the output power of the converter, V n is the rated voltage of the DC bus, and ∆V is the voltage ripple of the DC bus.
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Parameter Optimization
Since during the rectifier state, the filter was equal to a second-order system, there was no coupling relationship between the inductance parameters of the filter. Therefore, this section only focuses on the inverter state. In the inverter state, grid-connected current harmonics mainly include two aspects: (1) High-order harmonics generated by switching operation; (2) Low-order harmonics introduced under the background of the power grid. Among them, the frequency of the low-order harmonics is lower than the shear frequency of the closed loop system. Therefore, low-order harmonics can be suppressed by control [22] , while high-order harmonics are difficult to suppress. In order to improve the waveform quality, it is necessary to design the filter reasonably to suppress the high-order harmonic current. Next, according to the suppression ability of the high-order harmonic current, the relationship among the filter parameters in the inverter state is decoupled. The range of the filter parameters is optimized.
From Figure 1 , the transfer function between input voltage V dc and harmonic current i f can be obtained as shown in (15) . Where ω f represents the angular switching frequency, K is the ratio of L i to L g . Let V dc be 1, draw three-dimensional curves of i f , K, and C f under different L a values as shown in Figure 7 . It can be seen that with the increase of the equivalent filter inductor L a , the attenuation ability of the filter to harmonic current i f increases gradually.
Since during the rectifier state, the filter was equal to a second-order system, there was no coupling relationship between the inductance parameters of the filter. Therefore, this section only focuses on the inverter state. In the inverter state, grid-connected current harmonics mainly include two aspects: 1) High-order harmonics generated by switching operation; 2) Low-order harmonics introduced under the background of the power grid. Among them, the frequency of the low-order harmonics is lower than the shear frequency of the closed loop system. Therefore, low-order harmonics can be suppressed by control [22] , while high-order harmonics are difficult to suppress. In order to improve the waveform quality, it is necessary to design the filter reasonably to suppress the high-order harmonic current. Next, according to the suppression ability of the high-order harmonic current, the relationship among the filter parameters in the inverter state is decoupled. The range of the filter parameters is optimized.
From Figure 1 , the transfer function between input voltage Vdc and harmonic current if can be obtained as shown in (15) . Where ωf represents the angular switching frequency, K is the ratio of Li to Lg. Let Vdc be 1, draw three-dimensional curves of if, K, and Cf under different La values as shown in Figure 7 . It can be seen that with the increase of the equivalent filter inductor La, the attenuation ability of the filter to harmonic current if increases gradually. 
Range Optimization of Inductance Ratio
When La is constant, the relationship between if and K is shown in Figure 8 . When K changes from 0 to 1, the attenuation ability of the filter to harmonic current increases gradually and if decreases rapidly. When K = 1, the filter has the strongest attenuation ability to the harmonic current, and if is lowest. As K continues to increase, the attenuation ability of the filter to harmonic current decreases, 
When L a is constant, the relationship between i f and K is shown in Figure 8 . When K changes from 0 to 1, the attenuation ability of the filter to harmonic current increases gradually and i f decreases rapidly. When K = 1, the filter has the strongest attenuation ability to the harmonic current, and i f is lowest. As K continues to increase, the attenuation ability of the filter to harmonic current decreases, and i f increases slowly. However, too small K will result in too large L g and too large an inductance core. Therefore, considering the size and filtering effect of the filter, K usually takes about 3-7. and if increases slowly. However, too small K will result in too large Lg and too large an inductance core. Therefore, considering the size and filtering effect of the filter, K usually takes about 3-7. 
Range Optimization of Capacitance
Similarly, when La is constant, the relationship between if and Cf is shown in Figure 9 . As the value of Cf increases from 0, if decreases greatly. When Cf increases to 2.5 uF, the attenuation curve of the filter to the harmonic current tends to be flat. On this basis, Cf-z is defined as the critical filter capacitor to reduce if to 20% of the maximum harmonic current. Therefore, in order to make a filter with a high attenuation performance, the value of Cf should be greater than Cf-z. 
Range Optimization of Inductance
According to the above analysis, when K chooses the maximum value and Cf chooses the minimum value, the filter has the weakest ability to suppress harmonic current. Under this limit condition, the relationship between if and La is plotted as shown in Figure 10 . With the increase of La, the suppression ability of the filter to the harmonic current is gradually enhanced. On this basis, LZ is defined as the critical filter inductance to reduce if to 5% of the maximum harmonic current. When La reaches Lz, the filter has a strong suppression ability to the harmonic current and the suppression curve tends to be flat. Therefore, in order to reduce the volume and cost of the converter, the critical inductance Lz can be used as the maximum value of La. 
Range Optimization of Capacitance
Similarly, when L a is constant, the relationship between i f and C f is shown in Figure 9 . As the value of C f increases from 0, i f decreases greatly. When C f increases to 2.5 uF, the attenuation curve of the filter to the harmonic current tends to be flat. On this basis, C f-z is defined as the critical filter capacitor to reduce i f to 20% of the maximum harmonic current. Therefore, in order to make a filter with a high attenuation performance, the value of C f should be greater than C f-z . and if increases slowly. However, too small K will result in too large Lg and too large an inductance core. Therefore, considering the size and filtering effect of the filter, K usually takes about 3-7. 
Range Optimization of Inductance
According to the above analysis, when K chooses the maximum value and Cf chooses the minimum value, the filter has the weakest ability to suppress harmonic current. Under this limit condition, the relationship between if and La is plotted as shown in Figure 10 . With the increase of La, the suppression ability of the filter to the harmonic current is gradually enhanced. On this basis, LZ is defined as the critical filter inductance to reduce if to 5% of the maximum harmonic current. When La reaches Lz, the filter has a strong suppression ability to the harmonic current and the suppression curve tends to be flat. Therefore, in order to reduce the volume and cost of the converter, the critical inductance Lz can be used as the maximum value of La. Figure 9 . Curve of C f and i f under a certain inductance.
According to the above analysis, when K chooses the maximum value and C f chooses the minimum value, the filter has the weakest ability to suppress harmonic current. Under this limit condition, the relationship between i f and L a is plotted as shown in Figure 10 . With the increase of L a , the suppression ability of the filter to the harmonic current is gradually enhanced. On this basis, L Z is defined as the critical filter inductance to reduce i f to 5% of the maximum harmonic current. When L a reaches L z , the filter has a strong suppression ability to the harmonic current and the suppression curve tends to be flat. Therefore, in order to reduce the volume and cost of the converter, the critical inductance L z can be used as the maximum value of L a . 
Stability Analysis
In order to make the system run stably, the stability of the two states was analyzed. According to the stability condition, the filter parameters are further optimized.
Stability in the Inverter State
The filter of the converter is a third-order system in the inverter state and it is easy to lose stability during operation. To realize the smooth operation of the system, the resonant frequency fres of the third-order filter should be between 1/6 and 1/3 of the switching frequency [23] [24] [25] . In this paper, the switching frequency is 50 kHz, so the resonant frequency of the filter ranges from 8.3 kHz to 16.6 kHz. The resonant frequency of the converter in the inverter state can be obtained by (16) .
From the analysis of (16), it can be seen that fres is inversely proportional to La, as fres decreases with the increase of La. Therefore, by substituting the obtained limit value of La into (16), the threedimensional surface of K, Cf, and fres is obtained as shown in Figure 11 . Surface 1 is the surface obtained by substituting the minimum value of La, and surface 2 is the surface obtained by substituting the maximum value of La. Plane 3 is a horizontal plane with a resonant frequency of 16.6 kHz. Plane 4 is a horizontal plane with a resonant frequency of 8.5 kHz. As can be seen in Figure 11 , when La is the maximum value, the minimum value of Cf satisfying the resonant frequency requirement can be obtained. Similarly, when La is the minimum value, the maximum value of Cf satisfying the resonant frequency requirement can be obtained. Therefore, the intersection line a of surface 2 and plane 3 and the intersection line b of surface 1 and plane 4 in Figure  11 can be projected on the X-Y plane to obtain Figure 12 . From Figure 12 , the maximum value of Cf is 
Stability Analysis
Stability in the Inverter State
The filter of the converter is a third-order system in the inverter state and it is easy to lose stability during operation. To realize the smooth operation of the system, the resonant frequency f res of the third-order filter should be between 1/6 and 1/3 of the switching frequency [23] [24] [25] . In this paper, the switching frequency is 50 kHz, so the resonant frequency of the filter ranges from 8.3 kHz to 16.6 kHz. The resonant frequency of the converter in the inverter state can be obtained by (16) .
From the analysis of (16), it can be seen that f res is inversely proportional to L a , as f res decreases with the increase of L a . Therefore, by substituting the obtained limit value of L a into (16) , the three-dimensional surface of K, C f , and f res is obtained as shown in Figure 11 . Surface 1 is the surface obtained by substituting the minimum value of L a , and surface 2 is the surface obtained by substituting the maximum value of L a . Plane 3 is a horizontal plane with a resonant frequency of 16.6 kHz. Plane 4 is a horizontal plane with a resonant frequency of 8.5 kHz. 
Stability Analysis
Stability in the Inverter State
From the analysis of (16), it can be seen that fres is inversely proportional to La, as fres decreases with the increase of La. Therefore, by substituting the obtained limit value of La into (16), the threedimensional surface of K, Cf, and fres is obtained as shown in Figure 11 . Surface 1 is the surface obtained by substituting the minimum value of La, and surface 2 is the surface obtained by substituting the maximum value of La. Plane 3 is a horizontal plane with a resonant frequency of 16.6 kHz. Plane 4 is a horizontal plane with a resonant frequency of 8.5 kHz. As can be seen in Figure 11 , when La is the maximum value, the minimum value of Cf satisfying the resonant frequency requirement can be obtained. Similarly, when La is the minimum value, the maximum value of Cf satisfying the resonant frequency requirement can be obtained. Therefore, the intersection line a of surface 2 and plane 3 and the intersection line b of surface 1 and plane 4 in Figure  11 can be projected on the X-Y plane to obtain Figure 12 . From Figure 12 , the maximum value of Cf is As can be seen in Figure 11 , when L a is the maximum value, the minimum value of C f satisfying the resonant frequency requirement can be obtained. Similarly, when L a is the minimum value, the maximum value of C f satisfying the resonant frequency requirement can be obtained. Therefore, the intersection line a of surface 2 and plane 3 and the intersection line b of surface 1 and plane 4 in Figure 11 can be projected on the X-Y plane to obtain Figure 12 . From Figure 12 , the maximum value of C f is at point A, which corresponds to a value of 5.1 uF. The minimum value of C f is at point B, which corresponds to a value of 0.4 uF. A smaller range of C f can be obtained as shown in (17) .
Electronics 2019, 8, x FOR PEER REVIEW  12 of 19 at point A, which corresponds to a value of 5.1uF. The minimum value of Cf is at point B, which corresponds to a value of 0.4 uF. A smaller range of Cf can be obtained as shown in (17) . Similarly, from Figure 12 , it can be seen that K can meet the requirements of resonant frequency fres in the range of 3-7, so the range of K is still 3-7.
Stability in the Rectifier State
The filter of the converter is a second-order system in the rectifier state. The transfer function between the output voltage Uo and the input voltage Uin is shown in (18) . In order to ensure the stability of the system, the damping ratio ξ of the second-order filter should be between 0 and 1, so that the system can work in an under-damped state. 
Where ξ can be expressed as (19) . R is the 10% overload value of the converter in the rectifier state. 
The Co_min of (14) is substituted into (19) , and the maximum value of Lb can be obtained according to the range value of ξ.
Performance Index
In order for the converter to have better performance, power density, filtering performance, and stability are taken as optimization targets. The relationship between filter parameters and performance indexes in the two states is analyzed. The results show that the relationships among the performance indexes are constrained by each other. Therefore, priority setting is adopted to take into account multiple optimization targets.
Power Density Performance Index
According to the topology of the converter in Figure 1 , the total inductance Lall of the converter is defined as the sum of all inductance values, which can be obtained by (20) .
In the inverter state, the equivalent filter inductor La: Similarly, from Figure 12 , it can be seen that K can meet the requirements of resonant frequency f res in the range of 3-7, so the range of K is still 3-7.
Stability in the Rectifier State
The filter of the converter is a second-order system in the rectifier state. The transfer function between the output voltage U o and the input voltage U in is shown in (18) . In order to ensure the stability of the system, the damping ratio ξ of the second-order filter should be between 0 and 1, so that the system can work in an under-damped state.
where ξ can be expressed as (19) . R is the 10% overload value of the converter in the rectifier state.
The C o_min of (14) is substituted into (19) , and the maximum value of L b can be obtained according to the range value of ξ.
Performance Index
Power Density Performance Index
According to the topology of the converter in Figure 1 , the total inductance L all of the converter is defined as the sum of all inductance values, which can be obtained by (20) . (20) In the inverter state, the equivalent filter inductor L a :
Substitute (21) into (20) to obtain:
In the rectifier state, the equivalent filter inductor L b :
Substitute (23) into (20) to obtain:
Combining equations (22) and (24), L all is proportional to K in both states. Therefore, to get the minimum inductance value, K should choose the minimum value to achieve the high power density performance.
Filtering Performance Index
In the inverter state, the filtering performance is expressed by γ, which is the ratio of the post-filter harmonic current i h_o to the pre-filter harmonic current i h_i . Using the two-port principle, γ can be obtained as:
Formula (25) shows that the attenuation γ of the filter is inversely proportional to C f and L g . Therefore, to achieve the best filtering effect and minimum attenuation γ, C f , and L g should be maximized. Where the value of L g is determined by L a and K, L g can be obtained by (26).
According to (26), L g is proportional to L a and inversely proportional to K. That is to say that the filtering performance index is proportional to L a and inversely proportional to K.
In the rectifier state, the filtering performance is expressed by h, which is the ratio of the post-filter harmonic voltage u h_o to the pre-filter harmonic voltage u h_i . Using the circuit principle, h can be obtained as (27), where ω h represents the harmonic voltage angle frequency.
Formula (27) shows that the harmonic voltage ratio h is inversely proportional to C o and L b . Therefore, to achieve the best filtering effect and the minimum harmonic voltage ratio h, C o , and L b should be maximized.
Stability Performance Index
In the inverter state, to ensure the stable operation of the system, the resonant frequency of the filter should be between 1/6f s and 1/3f s . However, the value of the filter inductance will decrease with the increase of power, which will easily cause resonance frequency offset and affect the stability. Therefore, considering the variation of the filter inductance, the resonant frequency can be obtained from (28), where α represents the ratio of the changed inductance to the initial inductance, which is always less than 1.
As can be seen from (28), f res is inversely proportional to L a and C f , and directly proportional to K.
In the rectifier state, to ensure the stable operation of the system, the damping ratio ξ should be between 0 and 1. Similarly, the value of the filter inductance varies with the increase of power. Therefore, considering the variation of the filter inductance, the damping ratio can be obtained by (29) .
By substituting the obtained range of filter parameters into (29), it can be seen that the damping ξ ratio is less than 1. Therefore, the parameters in this range can satisfy the stability of the system. Therefore, the stability under the rectifier state is not discussed in the later analysis.
Performance Index Priority
According to the previous analysis, the relationship between filter parameters and performance indexes can be known. Among them, the total inductance of the filter is proportional to L a , L b , and K. The filtering performance is proportional to C f , C o , L a , and L b , and is inversely proportional to K. The stability of the filter (i.e., the resonant frequency of the filter) is inversely proportional to L a and C f , and is proportional to K. The specific relationship is shown in Table 1 below. As can be seen in Table 1 , we can see that the relationship between the three performance indexes and the filter parameters is contradictory. Therefore, the three performance indexes cannot be optimized at the same time. To solve this problem, priority setting is adopted to take into account multiple optimization targets. The specific methods are as follows: (1) The power density index is taken as the first priority, and the minimum total inductance is taken as the target. The values of the equivalent filter inductor L a , L b , and inductance ratio K are obtained. (2) Taking the filtering performance index as the second priority, the preset attenuation γ is less than 0.08 and harmonic voltage ratio h is less than 0.1. The value of filter capacitance C f and C o are obtained. (3) The stability index is used as the verification condition to judge whether the obtained filter parameters are reasonable or not. If not, the value of L a can be adjusted by 0.05 mH step size, and the adjusted L a value can be recalculated into the filter performance index to obtain new parameter values until the parameters are reasonable. The filter parameters are optimized through the above steps, and the flow chart of the parameter design is shown in Figure 13 . The specific filter parameters are obtained as shown in Table 2 . So far, the parameter design process of the filter is completed. 
Experimental Result
In order to verify the validity of the parameter design method for the proposed converter, a prototype with a rated power of 5 kW was built, as shown in Figure 14 , with a power density that reached 36 W/in 3 . The processor chip used was 28377D (Texas Instruments, Dallas, TX, USA), and the experiments were carried out under two states of inverter and rectifier, respectively. Figure 15 shows the experimental waveforms of the converter under full load in the gridconnected inverter state. Where Vdc denotes DC voltage, Vg denotes grid voltage, and ig denotes grid 
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In order to verify the validity of the parameter design method for the proposed converter, a prototype with a rated power of 5 kW was built, as shown in Figure 14 , with a power density that reached 36 W/in 3 . The processor chip used was 28377D (Texas Instruments, Dallas, TX, USA), and the experiments were carried out under two states of inverter and rectifier, respectively. Figure 15 shows the experimental waveforms of the converter under full load in the gridconnected inverter state. Where Vdc denotes DC voltage, Vg denotes grid voltage, and ig denotes grid Figure 15 shows the experimental waveforms of the converter under full load in the grid-connected inverter state. Where V dc denotes DC voltage, V g denotes grid voltage, and i g denotes grid current. In the figure, the phases of i g and V g are the same, and the waveform i g has good sinusoidal degree and small distortion. Further, when the number of harmonics is calculated to be 15 times, the THD of i g is only about 2.7%. Figure 16 shows the experimental waveforms of the converter under full load in the off-grid inverter state. Where i go denotes output current, V go denotes output voltage. In the figure, the waveforms i go, V go have good sinusoidal degree and small distortion. Further, when the number of harmonics is calculated to be 15 times, the THD of i g is only about 1.2%. Figure 17 shows the experimental waveforms of the converter under full load in the rectifier state. In the figure, the phase of i g and V g is the same. The fluctuation of the DC bus voltage is less than 15% of the rated voltage of 400 V, which meets the design requirements. Further, when the number of harmonics is calculated to be 15 times, the THD of i g is 4.5%. 429 Figure 17 shows the experimental waveforms of the converter under full load in the rectifier state. In 430 the figure, the phase of ig and Vg is the same. The fluctuation of the DC bus voltage is less than 15% of the 431 rated voltage of 400 V, which meets the design requirements. Further, when the number of harmonics is 432 calculated to be 15 times, the THD of ig is 4.5%. Figure 18 shows the dynamic experimental waveforms of the converter under the inverter grid-connected state. In the figure, the dynamic recovery time of the converter is shorter and the converter has better stability. Figure 19 shows the dynamic experimental waveforms of the converter in the rectifier state. In the figure, it can be seen that the change of the V dc before and after the power dynamic conversion is small and the dynamic recovery time of the converter is shorter. The results show that the converter has high stability. In summary, the efficiency curves in the two states are shown in Figure 20 . From the figure, the maximum efficiencies of the grid-connected inverter and rectifier are 98.8% and 98.66%, respectively. The efficiencies of the grid-connected inverter and rectifier under full load are 98.2% and 98.1%, respectively. Figure 18 shows the dynamic experimental waveforms of the converter under the inverter gridconnected state. In the figure, the dynamic recovery time of the converter is shorter and the converter has better stability. Figure 19 shows the dynamic experimental waveforms of the converter in the rectifier state. In the figure, it can be seen that the change of the Vdc before and after the power dynamic conversion is small and the dynamic recovery time of the converter is shorter. The results show that the converter has high stability. In summary, the efficiency curves in the two states are shown in Figure 20 . From the figure, the maximum efficiencies of the grid-connected inverter and rectifier are 98.8% and 98.66%, respectively. The efficiencies of the grid-connected inverter and rectifier under full load are 98.2% and 98.1%, respectively. 
Conclusions
This paper proposes an interleaved, dual-buck, bidirectional, grid-connected converter topology and related filter parameters optimization design method. This method has several optimization design goals, including filter inductance, filtering performance, and system stability. For one thing, the performance requirements of the filter in the inverter and rectifier states are simultaneously considered. For another, the total inductance of the converter is small enough and the steady-state performance is good. The specific design process is as follows: (1) The coupling relationship between circuit performance and filter parameters is considered, and the parameter range of the filter is continuously reduced. (2) Set the performance priority of the filter and optimize the reasonable value of the filter parameters. Thereby, beneficial properties such as higher power density, better filtering effect, and higher steady-state stability are obtained. Finally, a 5 kW experimental prototype was used to prove the validity of the theoretical analysis. Its power density was 36 W/in 3 . Under full load conditions, the THDs of grid currents in among grid-connected inverter, off-connected inverter, and rectifier states are 2.7%, 1.2%, and 4.5%, respectively with 0.5 mH buck inductance. The maximum efficiencies of the converter are 98.8% and 98.66% in the grid-connected inverter state and the rectifier state, respectively.
